International Journal of Technology Enhancements and Emerging Engineering Research (ISSN 2347-4289)

IJTEEE >> Volume 3 - Issue 11, November 2015 Edition

International Journal of Technology Enhancements and Emerging Engineering Research  
International Journal of Technology Enhancements and Emerging Engineering Research

Website: http://www.ijteee.org

ISSN 2347-4289

Low Voltage Low Power Applications Of 3T Gain Cell

[Full Text]



Padma Priya. M, Sasikala.P



Index Terms: Access speed, data retention time, embeddedDRAM, gain cell, low power operation.



Abstract: Logic compatible gain cell (GC)-embedded DRAM (eDRAM) arrays are considered an alternative to SRAM due to their small size, nonratioed operation, low static leakage, and two-port functionality. However, traditional GC-eDRAM implementations require boosted control signals in order to write full voltage levels to the cell to reduce the refresh rate and shorten access times. These boosted levels require either an extra power supply or on-chip charge pumps, as well as nontrivial level shifting and toleration of high voltage levels. In this brief, we present a novel, logic compatible, 3T GC-eDRAM bitcell that operates with a single-supply voltage and provides superior write capability to the conventional GC structures. The proposed circuit is demonstrated with a 2-kb memory macro that was designed and fabricated in a mature 0.18-µm CMOS process, targeted at low-power, energy-efficient applica-tions. The test array is powered with a single supply of 900 mV, showing a 0.8-ms worst case retention time, a 1.3-ns write-access time, and a 2.4-pW/bit retention power. The proposed topology provides a bitcell area reduction of 43%, as compared with a redrawn 6-transistor SRAM in the same technology, and an overall macro area reduction of 67%including peripherals.



2013).International Technology Roadmap for Semiconductors-2013 Edition.[Online].Available:http://www.itrs.net

[2] D. Somasekharet al., “2 GHz 2 Mb 2T gain cell memory macro with 128 GBytes/sec bandwidth in a 65 nm logic process technology,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 174–185, Jan. 2009.

[3] K. C. Chun, P. Jain, T.-H. Kim, and C. H. Kim, “A 667 MHz logiccompatibleembedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches,” IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 547–559, Feb. 2012.

[4] Y. Lee, M.-T. Chen, J. Park, D. Sylvester, and D. Blaauw, “A 5.42nW/kB retention power logic-compatible embedded DRAM with 2T dual-Vtgain cell for low power sensing applications,” in Proc. IEEE A-SSCC, Nov. 2010, pp. 1–4.

[5] P. Meinerzhagen, A. Teman, R. Giterman, A. Burg, and A. Fish, “Exploration of sub-VT and near-VT 2T gain-cell memories for ultra-low power applications under technology scaling,” J. Low Power Electron. Appl., vol. 3, no. 2, pp. 54–72, 2013.

[6] A. Raychowdhuryet al., “PVT-and-aging adaptive wordline boosting for 8T SRAM power reduction,” in Proc. IEEE ISSCC, Feb. 2010, pp. 352–353.

[7] G. M. S. Reddy and P. C. Reddy, “Design and implementation of 8k-bits low power SRAM in 180nm technology,” in Proc. IMCECS, vol. 2. 2009, pp. 1–8.

[8] K. C. Chun, P. Jain, J. H. Lee, and C. H. Kim, “A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power ondiecaches,” IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1495–1505, Jun. 2011.

[9] K. C. Chun, W. Zhang, P. Jain, and C. H. Kim, “A 2T1C embedded DRAM macro with no boosted supplies featuring a 7T SRAM based repair and a cell storage monitor,” IEEE J. Solid-State Circuits, vol. 47, no. 10, pp. 2517–2526, Oct. 2012.

[10] A. Teman, P. Meinerzhagen, R. Giterman, A. Fish, and A. Burg, “Replica technique for adaptive refresh timing of gain-cell-embedded DRAM,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 4, pp. 259–263, Apr. 2014.

[11] P. Meinerzhagen, A. Teman, A. Fish, and A. Burg, “Impact of body biasing on the retention time of gain-cell memories,” J. Eng., vol. 1, no. 1, pp. 2051–3305, 2013.

[12] W. Zhang, K. C. Chun, and C. H. Kim, “A write-back-free 2T1D embedded DRAM with local voltage sensing and a dual-row-access low power mode,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 8, pp. 2030–2038, Aug. 2013.