Open Access Journal of Scientific, Technology & Engineering Research

International Journal of Technology Enhancements and Emerging Engineering Research (ISSN 2347-4289)

IJTEEE >> Volume 2 - Issue 11, November 2014 Edition

International Journal of Technology Enhancements and Emerging Engineering Research  
International Journal of Technology Enhancements and Emerging Engineering Research

Website: http://www.ijteee.org

ISSN 2347-4289

Survey On Various Works Done In Reducing Static Power In Various SRAM Cells

[Full Text]



Deepti Kanoujia, Vishal Moyal



Keywords: CMOS, Chip density, Parasitic capacitance, Scaling, 5T SRAM Cell, Power dissipation, Power reduction.



ABSTRACT: Memory is the basic need of most of the electronic devices. These memories are mainly designed using CMOS transistors. As we talk about CMOS transistors power, area and speed of each transistor is a major issue of concern. But we know that there is a trade-off between these three factors. Still engineers and researchers are working upon these issues. Issue arises when we switch to lower technologies as within the same die area we have to implant more number of transistors which leads to high chip density and thus high parasitic capacitance. Scaling of transistors is another factor. Thus in this paper we will study about various works done in reducing power dissipation in 5T SRAM cell using different methods in different technologies, a bit compromising in area and speed.



[1] Shyam Akashe, Sushil Bhushan and Sanjay Sharma “High Density and Low Leakage Current” Romanian Journal of Information bScience and Technology, Volume 15, Number 2, 2012, 155–16

[2] Anupriya Jain, “Analysis and Comparison of Leakage Reduction Techniques for 6T SRAM and 5TSRAM in 90nm Technology”, International Journal of Engineering Research & Technology (IJERT), Vol. 1 Issue 6, August – 2012, ISSN: 2278-0181

[3] Jawar Singh, Dhiraj K. Pradhan, Simon Hollis and Sarju P. Monahy, “A single ended 6T SRAM cell design for ultra-low-voltage applications”, IEICE Electronics Express, Vol.5, No.18

[4] Chetna, Mr. Abhijeet, “Design of Low Power 5T-Dual Vth SRAM-Cell”, IOSR Journal of Engineering May. 2012, Vol. 2(5) pp: 1128-1132

[5] Laxmi Singh and Ajay Somkuwar, “Design a 5T SRAM by using self controllable voltage level leakage reduction technique with CMOS

[6] Technology”, International Journal of Engineering, Business and Enterprise Applications (IJEBEA), ISSN (Print): 2279-0020 ISSN (Online): 2279-0039

[7] Shilpi Birla, Neeraj Kr. Shukla, Manisha Pattanaik, R.K.Singh, “Device and Circuit Design Challenges for Low Leakage SRAM for Ultra Low Power Applications”, Canadian Journal on Electrical & Electronics Engineering, Vol. 1, No. 7, December 2010

[8] Sushil Kumar Gupta, R.K. Chauhan, “Low- Power Analysis of Various 1-bit Sram Cells Using Spice”, International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE) Volume 2, Issue 8, August 2013, ISSN: 2278 – 909X

[9] Atluri.Jhansi Rani, K.Harikishore, Fazal Noor Basha, V.G.Santhi Swaroop, L. VeeraRaju, “Designing and Analysis of 8 Bit SRAM Cell with Low Subthreshold Leakage Power”, International Journal of Modern Engineering Research (IJMER) www.ijmer.com Vol.2, Issue.3, May-June 2012 pp-733-741 ISSN: 2249-6645

[10] Kang &Leblebigi “CMOS Digital IC Circuit Analysis & Design”- McGraw Hill, 2003

[11] Kaushik Roy, Sharat Prasad, “Low-Power CMOS VLSI Circuit Design” Wiley, 2000 Integrated Circuit Engineering Corporation “Sram Technology” pp. 8.10-8.