Design A New Stable And Low Power Bandgap Reference Circuit Based On FinFET Device
[Full Text]
AUTHOR(S)
Mohsen Jafari, Mohsen Imani
KEYWORDS
Keywords: Bandgap reference, current feedback, FinFET, startup circuit, VDD variation
ABSTRACT
ABSTRACT: This paper describes the design of a bandgap reference, implemented in 32 nm FinFET technology. The paper introduced new method for increasing stability of output voltage of bandgap circuit. In the proposed architecture extra feedback is used for setting the output voltage in fixed voltage. This feedback makesbandgap circuit more stable and speedy employing back gate biasing of the FinFET devices. This circuit generates a reference voltage of 300mV and has a variation about 0.041% versus temperature in TT corner. High gain OTA utilized in the feedback loop was designed by innovative bulk FinFET devices. FinFET OTA used in this work is very low power and high speed compared to conventional CMOS designs.It was tested with supply voltages between 0.7 and 0.9volt and between 40 ͦ C and +120 ͦ C. The variation of output voltage versus VDD variation is lower than 0.01% in TT corner. This circuit works in a current feedback mode, and it generates its own reference current, resulting in a stable operation. For resistor and diode connected transistor the technology elements were used instead of ideal components. The technology in use is 32 nm PTM.
REFERENCES
[1] M. Jafari, M. Imani, M. Ansari, M. Fathipour, and N. Sehatbakhsh, "Design of an ultralow power 32bit adder operating at subthreshold voltages in 45nm FinFET," in Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2013 8th International Conference on, 2013, pp. 167168.
[2] M. Jafari, M. Imani, M. Fathipour, and N. Sehatbakhsh, "Bottomup design of a high performance ultralow power DFT utilizing multipleV DD, multipleVth and gate sizing," in Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2013 8th International Conference on, 2013, pp. 178179.
[3] M. Jafari, M. Imani, and M. Fathipour, "A 13 ENOB and 40MS/s SwitchedCapacitor Sample & Hold Circuit Using a TwoStage OTA with nonideal components available in CMOS 0.18 µ technology."
[4] A. Lahiri and N. Agarwal, "Design of sub1V CMOS bandgap reference circuit using only one BJT," Analog Integrated Circuits and Signal Processing, vol. 71, pp. 359369, 2012.
[5] Y. Yusoff, H. C. Lah, N. Razali, S. N. Harun, and T. K. Yew, "Design and characterization of bandgap voltage reference," in Semiconductor Electronics (ICSE), 2012 10th IEEE International Conference on, 2012, pp. 686689.
[6] P. B. Basyurt and D. Y. Aksin, "Untrimmed 6.2 ppm/° C bulkisolated curvaturecorrected bandgap voltage reference," Integration, the VLSI Journal, 2013.
[7] A. J. Annema, P. Veldhorst, G. Doornbos, and B. Nauta, "A sub1V bandgap voltage reference in 32nm FinFET technology," in SolidState Circuits ConferenceDigest of Technical Papers, 2009. ISSCC 2009. IEEE International, 2009, pp. 332333.
[8] C. J. B. Fayomi, G. I. Wirth, H. F. Achigui, and A. Matsuzawa, "Sub 1 V CMOS bandgap reference design techniques: a survey," Analog Integrated Circuits and Signal Processing, vol. 62, pp. 141157, 2010.
[9] Y. Cao, W. De Cock, M. Steyaert, and P. Leroux, "A 4.5 MGy TIDTolerant CMOS Bandgap Reference Circuit Using a Dynamic Base Leakage Compensation Technique," 2013.
[10] Y. Jiang and E. K. F. Lee, "A low voltage low 1/f noise CMOS bandgap reference," in Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 2005, pp. 38773880.
[11] T. Tao, C. Fan, D. Chen, and J. Zhou, "A 1.8 V low noise threshold voltage reference generator with temperature and process calibration," in SolidState and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th International Conference on, 2012, pp. 13.
[12] M. Ansari, M. Imani, H. Aghababa, and B. Forouzandeh, "Estimation of joint probability density function of delay and leakage power with variable skewness," in Electronics, Computer and Computation (ICECCO), 2013 International Conference on, 2013, pp. 251254.
[13] V. G. Ceekala, L. D. Lewicki, J. B. Wieser, D. Varadarajan, and J. Mohan, "A method for reducing the effects of random mismatches in CMOS bandgap references," in SolidState Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, 2002, pp. 392393.
[14] G. Knoblinger, F. Kuttner, A. Marshall, C. Russ, P. Haibach, P. Patruno, et al., "Design and evaluation of basic analog circuits in an emerging MuGFET technology," in SOI Conference, 2005. Proceedings. 2005 IEEE International, 2005, pp. 3940.
[15] G. Crupi, D. M.P. Schreurs, J.P. Raskin, and A. Caddemi, "A comprehensive review on microwave FinFET modeling for progressing beyond the state of art," SolidState Electronics, vol. 80, pp. 8195, 2013.
[16] A. B. Sachid and C. Hu, "A little known benefit of FinFET over Planar MOSFET in highperformance circuits at advanced technology nodes," in SOI Conference (SOI), 2012 IEEE International, 2012, pp. 12.
[17] P. Mishra, A. Muttreja, and N. K. Jha, "FinFET Circuit Design," Nanoelectronic Circuit Design, pp. 2354, 2011.
[18] G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, and E. C. C. Kan, "FinFET design considerations based on 3D simulation and analytical modeling," Electron Devices, IEEE Transactions on, vol. 49, pp. 14111419, 2002.
[19] B. Raj, A. Saxena, and S. Dasgupta, "Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance Metric, Process Variation, Underlapped FinFET, and Temperature Effect," Circuits and Systems Magazine, IEEE, vol. 11, pp. 3850, 2011.
[20] D. Hilbiber, "A new semiconductor voltage standard," in SolidState Circuits Conference. Digest of Technical Papers. 1964 IEEE International, 1964, pp. 3233.
[21] V. Gupta and G. RincónMora, "Lowoutputimpedance 0.6 μm CMOS subbandgap reference," Electronics Letters, vol. 43, pp. 10851087, 2007.
