IJTEEE
International Journal of Technology Enhancements and Emerging Engineering Research (ISSN 2347-4289)
PREVIOUS PUBLICATIONS



IJTEEE >> Volume 2 - Issue 5, May 2014 Edition



International Journal of Technology Enhancements and Emerging Engineering Research  
International Journal of Technology Enhancements and Emerging Engineering Research

Website: http://www.ijteee.org

ISSN 2347-4289



Design And Analysis Of Low Power And High Speed Double Tail Comparator

[Full Text]

 

AUTHOR(S)

MadhumathiS, Ramesh Kumar J

 

KEYWORDS

Keywords: Double-tail comparator,latch load,offset reduction.

 

ABSTRACT

ABSTRACT: A new double tail parallel latch load comparator are compared in term of voltage,power,delay and offset voltage.CMOS dynamic comparator which has dual input, dual output inverter stage suitable for high speed analog-to-digital converters with low voltage and low power. A single tail comparator is replaced with a double tail dynamic comparator which reduces the power and voltage by increasing the speed. The technology scaling of MOS transistors enables low voltage and low power operation which decreases the offset voltage and delay of the comparator .The proposed algorithm replaces some pair of transistors connected in parallel for offset voltage reduction in double tail comparator due to mismatch in transistor pairs. Low voltage and low power consumption are the two most important parameter of the comparator which is to be used in high speed ADCs. 0.25µm CMOS technology confirms the analysis result, frequency=41MHz and given supply voltage will be 0.8v.

 

REFERENCES

[1]. MayankNema, Rachna Thakur “Design of Low-Offset Voltage Dynamic Latched Comparator” in IOSR Journal of Engineering Apr. 2012,Vol. 2,issue 4,pp: 585-590 ISSN: 2250-3021.

[2]. Nikoozadeh and B. Murmann, “An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch,” IEEE Trans. Circuits Syst.II: Exp. Briefs, vol. 53, no. 12, pp. 1398-1402, Dec. 2006.

[3]. Philip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, 2nded. New York, NY: Oxford, 2002.

[4]. D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, “A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time,” in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2007, pp. 314–315.

[5]. Shaikmastanvali,pylarayesh “A 3GHZ low offset fully dynamic latched comparator for high speed and low power ADCs” in international journal of emerging technology and advanced engineering vol.3,issue 6,june 2013,pp.96-102.

[6]. JagdishJolia “offset reduction in the double tailed latch type voltage sense amplifier” in International journal ofEngineering research and application vol.2,issue 3,may- jun 2012, pp.2153-2155.

[7]. Mayanknema, rachna Thakur “Design of low offset voltage dynamic latched comparator” in ISRO journal of engineering, vol.2, issue 4,apr.2012,pp.585-590.

[8]. Vijay kumar,deepikabansal “Analyzed result of double tail latch-type sense amolifier with 0.13069ps delay” in International journal of advanced technology andEngineering research, vol.2,issue 5,sept.2012,pp.89-92.

[9]. Heungjunjeon,yong-bin kim, “A cmos low-power low-offset and high-speed fully dynamic latched comparator” in IEEE,2010,pp.285-288.

[10]. J. He, S. Zhan, D. Chen, and R. J. Geiger, “Analyses of static and dynamic random offset voltages in Dynamic comparators,” IEEE Trans.Circuits Syst. I, Reg.Papers, vol. 56, no. 5, pp. 911–919, May 2009.

[11]. B. Razavi, “Principle of data conversion system Design,” IEEE PRESS.

[12]. www.iosrjen.org.