Asynchronous Logic Platform with Dynamic Leakage Control using Null Convention Logic
Snehal V. Laddha
Keywords: asynchronous logic platform, dynamic leakage control, NCL
Abstract: Introducing a method of designing an Asynchronous logic platform with dynamic leakage control by finding a fixed threshold that optimizes both performance and static power will become increasingly difficult into the future. Asynchronous machine architecture will be developed and simulated in Verilog HDL, built using gate models derived from an advanced TBSOI process (STMicro, UTSOI, 28nm). The power and performance characteristics of the platform across a number of applications (drawn from the set of streaming signal processing systems relevant to portable and embedded systems) will be explored along with the potential optimizations available to match the platform to the specific workload under consideration.
 K. Ian and J. Rose, "Measuring the Gap Between FPGAs and ASICs," Computer- Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 26, pp. 203-215, 2007.
 C. McNairy and R. Bhatia, "Montecito: A Dual-Core, Dual-Thread Itanium Processor,"IEEE Micro, vol. 25, pp. 10-20, March/April 2005 2005.
 P. M. Kogge, K. Bergman, S. Borkar, D.Campbell, W. Carlson, W. Dally, M.Denneau, P. Franzon, W. Harrod, K. Hill, J.Hiller, S. Karp, S. Keckler, D. Klein, R.Lucas, M. Richards, A. Scarpelli, S. Scott,A. Snavely, T. Sterling, R. S. Williams, and K. Yelick. (2008). ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. Available: www.cse.nd.edu/Reports/2008TR-2008-13.pdf
 Rick Merritt. (2009). CTO says power surge could create 'dark silicon'. Available: http://newsletter.embedded.com/cgibin4/DM/y/hBVC50ItosN0FrY0NYs0EV
 E. Waingold, M. Tayor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, "Baring It All to Software: Raw Machines," IEEE Computer, vol. 30, pp. 83 - 96, 1997.
 P. M. Kogge. (2009) The Challenges of Petascale Architectures. Computing in Science and Engineering. 10-16. Available: http://www.computer.org/portal/web/csdl/doi/10.1109/MCSE.2009.150
 P. E. Gronowski, W. J. Bowhill, R. P.Preston, M. K. Gowan, and R. L. Allmon, "High-Performance Microprocessor Design," IEEE Journal of Solid-State Circuits, vol. 33, pp. 676 - 686, 1998.
 K. M. Fant and S. A. Brandt, "NULL Convention LogicTM: a complete and consistent logic for asynchronous digital circuit synthesis," in Proceedings of International Conference on Application Specific Systems, Architectures and Processors, ASAP 96. , 1996, pp. 261-273.
 Karl M. Fant and Scott A. Brandt, "Null Convention Logic System," 5,305,463, 1994.
 Beckett, P.; Rudolph, H., "Run–time Control of Subthreshold Current using Double–Gate Device Technology," Electronic Design, Test and Application, 2010. DELTA '10.Fifth IEEE International Symposium on, vol., no., pp.245,249, 13-15 Jan. 2010