

Design And Analysis Of Low Power And High Speed Double Tail Comparator

Madhumathi S , Ramesh Kumar J

M. E Student, Department of ECE, K. S. R College of Engineering, Tiruchengode, Tamilnadu, India
 Assistant Professor, Department of ECE, K. S. R College of Engineering, Tiruchengode, Tamilnadu, India
 madhuredmay@gmail.com, rameshatrs@gmail.com

ABSTRACT: A new double tail parallel latch load comparator are compared in term of voltage,power,delay and offset voltage.CMOS dynamic comparator which has dual input, dual output inverter stage suitable for high speed analog-to-digital converters with low voltage and low power. A single tail comparator is replaced with a double tail dynamic comparator which reduces the power and voltage by increasing the speed. The technology scaling of MOS transistors enables low voltage and low power operation which decreases the offset voltage and delay of the comparator .The proposed algorithm replaces some pair of transistors connected in parallel for offset voltage reduction in double tail comparator due to mismatch in transistor pairs. Low voltage and low power consumption are the two most important parameter of the comparator which is to be used in high speed ADCs. 0.25µm CMOS technology confirms the analysis result, frequency=41MHz and given supply voltage will be 0.8v.

Keywords: Double-tail comparator,latch load,offset reduction.

I.INTRODUCTION

COMPARATORS have a crucial influence on the overall performance in high speed analog to digital converters. Due to low-offset, fast speed, low power consumption ,high input impedance, CMOS dynamic latched comparator are very attractive for many applications such as high speed analog-to-digital convertors(ADCs), memory sense amplifiers(SAs) and data receivers[1]. Scaling is used in CMOS transistor to decrease power consumption and occupying area. Offset-voltage of the comparator exceeds tens mV due to transistor mismatch [2].They use positive feedback mechanism with one pair of back-to-back cross coupled inverters [3] in order to convert a small input-voltage difference to a full-scale digital level in a short time. However, an input-referred latch offset voltage, resulting from static mismatches such as threshold voltage V_{th} and β variations in the regenerative latch, deteriorates the accuracy of such comparators. Moreover, dynamic mismatch from the unbalanced parasitic capacitances [3] on the output nodes of the latch causes the additional offset term during evaluation phase. Because of this reason, the input-referred latch offset voltage is one of the most important design parameters of the latched comparator. If large devices are used for the latching stage, a low offset can be achieved at the cost of the reduced speed due to slowing the regeneration time and the increased power dissipation. In this paper we are going to implement the some pair of transistors which is connected in parallel for offset voltage reduction in double tail comparator due to mismatch in transistor pairs. A new technique which uses the latch as load in the first stage is used to reduce offset voltage in the second stage. Fast speed and low power consumption are the two most important parameter of the comparator which is to be used in high speed ADCs. The technology scaling of MOS transistors enables high-speed and low power operation but the offset voltage of the comparator is decreased due to this work. This paper is organized as follow. Section II, describe as double tail comparatorreducing a power, delay and section III introduced proposed double tail comparator with latched load cascade and parallel connection for reducing power, delay. In parallel connection delay will reduced compare to cascade. Section IV describes simulation result for previous and proposed method. Section V table comparison for transistor, power, voltage, delay and conclusion is draw in section VI.

II PEVIOUS WORK CIRCUIT

The double-tail dynamic comparator due to the better performance of double-tail architecture in low-voltage applications, the comparator (Fig.1) is designed based on the double-tail structure. The main idea of the comparator is to increase $\Delta V_{in/fp}$ in order to increase the latch regeneration speed. The operation of the comparator is during reset phase (CLK = 0, Mtail1 and Mtail2 are off, avoiding static power), M3 and M4 pulls both fn and fp nodes to VDD, hence transistor Mc1 and Mc2 are cut off. Intermediate stage transistors, MR1 and MR2, reset both latch outputs to ground. During decision-making phase (CLK = VDD, Mtail1, and Mtail2 are on), transistors M3 and M4 turn off. Furthermore, at the beginning of the phase, the control transistors are still off (since fn and fp are aboutVDD). Thus, fn and fp start to drop with different rates according to the input voltages.




Figure 2. Double tail dynamic comparator




Figure 1. Double tail dynamic comparator 1

Suppose $V_{INP} > V_{INN}$, thus f_n drops faster than f_p , (since M_2 provides more current than M_1). As long as f_n continues falling, the corresponding p MOS control transistor (M_{c1} in the case) starts to turn on, pulling f_p node back to the VDD; so another control transistor (M_{c2}) remains off, allowing f_n to be discharged completely. In other words, unlike conventional double-tail dynamic comparator, in which $\Delta V_{fn/fp}$ is just a function of input transistor trans conductance and input voltage difference, in the structure as soon as the comparator detects that for instance node f_n discharges faster, a PMOS transistor (M_{c1}) turns on, pulling the other node f_p back to the VDD. Therefore by the time passing, the difference between f_n and f_p ($\Delta V_{fn/fp}$) increases in an exponential manner, leading to the reduction of latch regeneration time. Despite the effectiveness of the idea, one of the points which should be considered is that in the circuit, when one of the control transistors (e.g., M_{c1}) turns on, a current from VDD is drawn to the ground via input and tail transistor (e.g., M_{c1} , M_1 , and M_{tail1}). To overcome the issue, (Fig 2.) two nMOS switches are used below the input transistors [M_{sw1} and M_{sw2}]. At the beginning of the decision making phase, due to the fact that both f_n and f_p nodes have been pre-charged to VDD (during the reset phase), both switches are closed and f_n and f_p start to drop with different discharging rates. As soon as the comparator detects that one of the f_n/f_p nodes is discharging faster, control transistors will act in a way to increase their voltage difference. Suppose that f_p is pulling up to the VDD and f_n should be discharged completely, hence the switch in the charging path of f_p will be opened (in order to prevent any current drawn from VDD) but the other switch connected to f_n will be closed to allow the complete discharge of f_n node. In other words, the operation of the control transistors with the switches emulates the operation of the latch.

III. PROPOSED CIRCUIT

Proposed comparator circuit shown in Figure 3 the topology has low voltage, low power and delay will reduced, offset voltage also reduced at common mode voltage (VCM). The operation of the proposed comparator is as follow.




Figure 3. Proposed comparator

During reset phase $clk=0$, M_{tail1} (M_3) & M_{tail2} (M_{20}) are OFF, M_{10} & M_{13} will pull both f_n & f_p nodes to VDD. Hence M_{c1} (M_{11}) & M_{c2} (M_{12}) are cutoff, M_6 & M_9 are discharge to output nodes to VSS. During an decision making phase $clk=VDD$, M_{tail1} (M_3) & M_{tail2} (M_{20}) are ON, transistor M_{10} & M_{13} will OFF and f_n & f_p nodes are start drop with different rates according to input voltage. $V_{INP} > V_{INN}$ means f_n is faster than f_p , M_{15} transistor provide more current than M_{14} . M_{c1} (M_{11}) is turn On, f_p node pulling back to VDD M_{c2} (M_{12}) remains OFF, f_n node discharged. Adding transistor parallel at proposed circuit. Offset will low and delay reduced. Parallel connected dynamic latch is used as load of first stage to increase voltage difference due to cascade connection delay will more compare to parallel connection. The latch of the first stage start regenerating depending on the input differential voltage ($V_{in1} - V_{in2}$), producing a large difference voltage. This difference voltage is sense at the second stage input and the second stage latch regenerate output voltage Out_1 and Out_2 . As fast sensing it is exploiting less time to produce output when compare to previous work. It consumes less power compared to conventional one. As the way delay has reduced.

IV. SIMULATION RESULT

To compare the performances of the proposed comparator with the previous works, each circuit was designed using $0.25\mu m$ CMOS technology, frequency at 41MHz is simulated at Tanner 13 version.




Figure 4. Double-tail dynamic comparator 1




Figure 5. Simulated waveform for comparator 1




Figure 6. double tail dynamic comparator 2




Figure 7. Simulated waveform for comparator 2




Figure 8. proposed double tail dynamic comparator 3 with cascade connection




Figure 9. Simulated waveform for comparator 3

V.PERFORMANCE COMPARATION

TABLE-I

NUMBER OF TRANSISTOR ON EACH COMPARATOR

CIRCUITS	NUMBER OF TRANSISTOR
DOUBLE TAIL DYNAMIC COMPARATOR 1	16
DOUBLE TAIL DYNAMIC COMPARATOR 2	18
PROPOSED COMPARATOR 3 WITH CASCODE	20

TABLE-II

VOLTAGE, POWER, DELAY COMPARISON

CIRCUITS	VOLTAGE (V)	POWER (μW)	DELAY (ms)
DOUBLE TAIL DYNAMIC COMPARATOR 1	0.8	16.484	239
DOUBLE TAIL DYNAMIC COMPARATOR 2	0.8	3.721	199
PROPOSED COMPARATOR 3 WITH CASCODE	0.8	9.763	7.217
PROPOSED COMPARATOR 4 WITH PARALLEL CONNECTION	0.8	9.777	6.645

VI. CONCLUSION

In this paper present a various circuit we present a double tail comparator with cascode and parallel connection is proposed. The latch load cascode and parallel connection will reduce an offset voltage due to mismatch the transistor pair, delay will reduced. This proposed comparator will reduce offset, voltage, delay, power and high speed. In parallel connection delay will reduce compare with cascode connection.

REFERENCE

- [1]. MayankNema, Rachna Thakur “Design of Low-Offset Voltage Dynamic Latched Comparator” in IOSR Journal of Engineering Apr. 2012,Vol. 2,issue 4,pp: 585-590 ISSN: 2250-3021.
- [2]. Nikoozadeh and B. Murmann, “An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch,” IEEE Trans. Circuits Syst.II: Exp. Briefs, vol. 53, no. 12, pp. 1398-1402, Dec. 2006.
- [3]. Philip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, 2nded. New York, NY: Oxford, 2002.
- [4]. D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, “A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time,” in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2007, pp. 314–315.
- [5]. Shaikmastanvali,pylarayesh “A 3GHZ low offset fully dynamic latched comparator for high speed and low power ADCs” in international journal of emerging technology and advanced engineering vol.3,issue 6,june 2013,pp.96-102.
- [6]. JagdishJolia “offset reduction in the double tailed latch type voltage sense amplifier” in International journal ofEngineering research and application vol.2,issue 3,may- jun 2012, pp.2153-2155.
- [7]. Mayanknema, rachna Thakur “Design of low offset voltage dynamic latched comparator” in ISRO journal of engineering, vol.2, issue 4,apr.2012,pp.585-590.
- [8]. Vijay kumar,deepikabansal “Analyzed result of double tail latch-type sense amolifier with 0.13069ps delay” in International journal of advanced technology andEngineering research, vol.2,issue 5,sept.2012,pp.89-92.
- [9]. Heungjunjeon,yong-bin kim, “A cmos low-power low-offset and high-speed fully dynamic latched comparator” in IEEE,2010,pp.285-288.
- [10]. J. He, S. Zhan, D. Chen, and R. J. Geiger, “Analyses of static and dynamic random offset voltages in Dynamic comparators,” IEEE Trans.Circuits Syst. I, Reg.Papers, vol. 56, no. 5, pp. 911–919, May 2009.
- [11]. B. Razavi, “Principle of data conversion system Design,” IEEE PRESS.
- [12]. www.iosrjen.org.